Digital Applications (CETT 1415)

Credit: 4 semester credit hours (3 hours lecture, 4 hours lab)

Prerequisite: CETT 1403 & CETT 1405

Course Description
This course covers digital techniques and numbering systems, digital logic circuits, digital integrated circuits, decoders, encoders, multiplexers, demultiplexers.

Required Textbook and Materials
   a. ISBN number is 13:978-0-13-2543033
2. Flash Drive – 1GB Minimum

Course Objectives
Upon completion of this course, the student will be able to:
1. Demonstrate a working knowledge of digital quantities with emphasis on combinational and sequential design
2. Construct and troubleshoot combination and sequential circuits
3. Use Boolean algebra to describe the logic of a combinational designed circuit
4. Describe De Morgans Laws and apply them to a logic circuit

Course Outline
A. Number Systems and Codes
   1. Digital versus Analog
   2. Digital Representations of Analog Quantities
   3. Decimal Numbering System (Base 10)
   4. Binary Numbering System (Base 2)
   5. Decimal-to-Binary Conversion
   6. Octal Numbering System (Base 8)
   7. Octal Conversions
   8. Hexadecimal Numbering Systems (Base 16)
   9. Hexadecimal Conversions
   10. Binary-Coded-Decimal System
   11. Comparison of Numbering Systems
   12. The ASCII Code

B. Digital Electronic Signals and Switches
   1. Digital Signals
   2. Clock Waveform Timing
   3. Serial Representation
   4. Parallel Representation

C. Basic Logic Gates
   1. The AND Gate
   2. The OR Gate
   3. Timing Analysis
   4. Enable and Disable Functions
   5. Using IC Logic Gates
   6. Introduction to Troubleshooting Techniques
   7. The Inverter
   8. The NAND Gate
   9. The NOR Gate
   10. Logic Gate Waveform Generation
   11. Using IC Logic Gates

D. Boolean Algebra and Reduction Techniques
   1. Combinational Logic
   2. Boolean Algebra and Rules

Approved mm/yyyy
CETT 1415
Course Syllabus

3. Simplification of Combinational Logic Circuits Using Boolean Algebra
4. De Morgan’s Theorem
5. The Universal Capability of NAND and NOR Gates
6. Karnaugh Mapping
7. System Design Applications

E. Exclusive-OR and Exclusive-NOR Gates
1. The Exclusive-OR Gate
2. The Exclusive-NOR Gate
3. Parity Generator/Checker
4. System Design Applications

F. Arithmetic Operations and Circuits

Grade Scale

<table>
<thead>
<tr>
<th>Score Range</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>90 – 100</td>
<td>A</td>
</tr>
<tr>
<td>80 – 89</td>
<td>B</td>
</tr>
<tr>
<td>70 – 79</td>
<td>C</td>
</tr>
<tr>
<td>60 – 69</td>
<td>D</td>
</tr>
<tr>
<td>0 – 59</td>
<td>F</td>
</tr>
</tbody>
</table>

Course Requirements
1. Contrast analog and digital devices and techniques.
2. List devices that use digital techniques.
3. Describe the advantages of using digital techniques.
4. Discuss the characteristics and uses of binary, BCD, Gray, and ASCII codes.
5. Code into ASCII, or decode from ASCII, any sequence of characters from ASCII.
6. Describe the differences between using the electromechanical devices and transistors for data representation.
7. Explain the circumstances where data would be transmitted serially.
8. Draw the waveform of a specific serial word.
9. Explain the circumstances where data would be transmitted parallel.
10. Draw a switch register, a relay register, and a transistor register containing a specific parallel word, then connect it to a data bus.
11. Describe and illustrate positive logic.
12. Describe and illustrate negative logic.
13. Identify and count in each of the four number systems (binary, octal, decimal, hexadecimal).
14. Find the compliment of any number (in binary, octal, and hexadecimal).
15. Change any positive number to its equivalent negative number.
16. Change any negative number to its equivalent positive number.
17. Add and subtract in each number system (correctly showing the carry/borrow).
18. Explain the weights of each position in each number system.
19. List any number in BCD.
20. Add and subtract BCD numbers.
21. Identify and draw the standard symbols for inverters, AND, OR, NAND, and NOR gates.
22. List the truth tables for each logic function and/or give the logic function for each truth table.
23. Write or identify the Boolean equation for each logic function.
24. List the unique inputs and unique outputs for each gate.
25. Determine the input conditions to a simple gate combination circuit that would produce the unique output.
26. Select inverters for inputs and/or outputs to make any gate perform the function of any other gate.
27. Identify the level of the input that would inhibit each gate, then determine what the output would be.
28. Identify the level of the input that would enable each gate, then determine what the output would be.
29. Write boolean equations for gates and given combinations of gates.
30. Draw gate diagrams for simple and given complex boolean equations.
31. List the truth tables for each gate or given combination of gates.
32. Draw the gate diagrams for given truth tables.
33. Write the boolean equation for given truth tables.
34. List the truth tables for given boolean equations.
35. Use the boolean rules and DeMorgan’s theorem to simplify given complex boolean equations.
36. Use the boolean rules and DeMorgan’s theorem to simplify given complex logic circuits.
37. Simplify given complex logic circuits using Karnaugh maps.
38. Draw the logic diagram with pinouts for the 7486 and the 4070. Then write the XOR truth table and boolean equation.
39. Draw the diagram of a four-bit parity generator/checker. (odd and even)
40. Draw the block diagram of a serial data communication system showing how parity generators and parity checkers operate within the system.
41. Explain the operation of binary to Gray and Gray to binary code converters.
42. Draw the diagram of and explain the operation of a four-bit comparator circuit.
43. Explain the operation of the 7485 four-bit magnitude comparator.
44. Draw the block diagram of half adder and full adder, labeling inputs and outputs, with the truth table.
45. Draw the block diagram of and explain an eight-bit serial adder.
46. Explain the operation of a four-bit serial adder.
47. Draw the block diagram of and explain an eight-bit parallel adder.
48. List example problems that can be used to verify the operation of a 7483 four-bit adder/subtractor. Include positive inputs with and without a carry in, and with and without a carry out.
49. Draw a circuit diagram of a four-bit adder/subtractor which can be built in the Lab (use the 7486 as a controlled inverter, the 7483, and necessary circuitry).
50. Draw a 7447 BCD to 7-segment display decoder/driver properly connected to a common anode display.
51. Recall material on decoders in the text.
52. Draw decoding circuits that will decode specific hex numbers on a four-bit data bus, an eight-bit data bus, and a sixteen-bit data bus.
53. Draw a BCD decoder circuit containing a 7442 and predict the output under all input conditions. Then use 2-7442s to decode a four-bit hexadecimal number.
54. Draw a decoder circuit containing a 3-line to 8-line 74138 decoder and predict the output under all input conditions.
55. Draw a basic encoder circuit, using SSI gates, that will encode a three-bit bus (or a four-bit bus) when one of eight (or one of sixteen) inputs is made active.
56. Draw a 74148 8-line to 3-line priority encoder circuit and predict the output under all input conditions.
57. Draw a 74147 10-line to 4-line priority encoder circuit and predict the output under all input conditions.
58. Recall the material on multiplexers and demultiplexers in the text.
59. Locate the data on the multiplexers and demultiplexers contained in the required reference book.
60. Identify the characteristics, pin numbers, designations, and function tables of the multiplexers in the required reference book.
61. Draw a simple multiplexer circuit and explain its operation.
62. Draw a simple demultiplexer circuit and explain its operation.
63. Draw a circuit using a multiplexer circuit that will convert an eight-bit parallel word to an eight-bit serial word (LSB first).
64. Draw a circuit using a multiplexer that will generate a specified serial binary word.

Disabilities Statement
The Americans with Disabilities Act of 1992 and Section 504 of the Rehabilitation Act of 1973 are federal anti-discrimination statutes that provide comprehensive civil rights for persons with disabilities. Among other things, these statutes require that all students with documented disabilities be guaranteed a learning environment that provides for reasonable accommodations for their disabilities. If you believe you have a disability requiring an accommodation, please contact the Special Populations Coordinator at (409) 880-1737 or visit the office in Student Services, Cecil Beeson Building.

Student Code of Conduct Statement
It is the responsibility of all registered Lamar Institute of Technology students to access, read, understand and abide by all published policies, regulations, and procedures listed in the LIT Catalog and Student Handbook. The LIT Catalog and Student Handbook may be accessed at www.lit.edu or obtained in print upon request at the Student Services Office.

Course Schedule

<table>
<thead>
<tr>
<th>Week</th>
<th>Topic</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>1/2</td>
<td>Course introduction and policies</td>
<td>Handouts</td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td>Date(s)</td>
<td>Topics</td>
<td>Chapters</td>
</tr>
<tr>
<td>---------</td>
<td>---------------------------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>3/4</td>
<td>Number Systems and Codes/Digital Electronic Signals and Switches</td>
<td>1/2</td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lab: Multisim</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Test One</td>
<td></td>
</tr>
<tr>
<td>4/5/6</td>
<td>Basic Logic Gates</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lab: Experiments</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Project: As Assigned</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Boolean Algebra and Reduction Techniques</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lab: Chapter Exercises</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Project: As Assigned</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Test Two</td>
<td></td>
</tr>
<tr>
<td>8/9</td>
<td>Exclusive-OR and Exclusive-NOR Gates</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lab: Experiments</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Project: As Assigned</td>
<td></td>
</tr>
<tr>
<td>10/11/12</td>
<td>Arithmetic Operations and Circuits</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lab: Experiments</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Project: As Assigned</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Test Three</td>
<td></td>
</tr>
<tr>
<td>13/14/15</td>
<td>Code Converters, Multiplexers, and Demultiplexers</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lab: Experiments</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Project: As Assigned</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Final Project</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lecture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Project: As Assigned</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Test Four</td>
<td></td>
</tr>
</tbody>
</table>